| hayesip's Forum Info |
| Joined: |
01-09-2018 |
| Last Visit: |
26-12-2018, 10:51 PM |
| Total Posts: |
7 (0 posts per day | 0 percent of total posts)
(Find All Posts)
|
| Total Threads: |
2 (0 threads per day | 0 percent of total threads)
(Find All Threads)
|
| Time Spent Online: |
5 Hours, 11 Minutes, 7 Seconds |
| Members Referred: |
0 |
| Reputation: |
0
[Details] |
|
|
| Additional Info About hayesip |
| Exam intentions: |
- Module 1
- Module 2
- Module 3
- Module 5
|
| IRSE member (class)?: |
Member [MIRSE] |
| Job Role: |
Signalling Designer |
| Location: |
Brisbane |
| Railway Administration: |
Australia (Queensland) |
| Bio: |
Railway Signalling Engineer with about 35 years experience in design, verification and validation of signalling systems in Australia, UK and SE Asia. Currently a IEng in Engineering Council UK, I'm doing these exams to become CEng as I don't have a degree. |
| Sex: |
|
| English : |
|
|
